

Error Detection and Correction In Encoder and Decoder For Nanmemory

V.M. Ramaa Priyaa

Asst. Professor, Dept. of E&I, Chennai-600073, India

ABSTRACT: Nanotechnology provides smaller, faster and lower energy devices which allow more powerful and compact circuitry. Memory cells have been protected from soft errors for more than a decade, due to the increase in soft error rate in logic circuits, the encoder and decoder circuitry around the memory blocks have susceptible to soft errors as well and must also be protected. An error occurrence in a computer's memory system that changes an instruction in a program or a data value. A soft error will not damage a system's hardware. A new approach is introduced to design fault-secure encoder and decoder circuitry for memory designs. The key contribution is identifying and defining a new class of error-correcting codes whose redundancy makes the design of fault-secure detectors (FSD) particularly simple. Euclidean Geometry codes are also called EG-LDPC codes based on the fact that they are low-density parity-check (LDPC) codes.

INDEX TERMS: Decoder , Encoder, EG-LDPC codes

I. INTRODUCTION

Generally nowadays the size of the memory is reduced from microlevel to nanolevel. And the nanotechnology provides powerful and compact circuitry. So as the size decreases the nanomemory is susceptible for soft errors and transient errors. But the storage cells and the communication channels are susceptible to transient errors. Encoders are used to change a signal or data into a code. And the decoders are used to change the code into the signal or data. And this code serves many purposes like compressing information for transmission or storage or encrypting. So there is more possibility of occurring fault in these surrounding circuitries like encoder and decoder. Transient errors are the errors which exist for short period, and the soft errors are the errors which do not have any impact on the hardware. So class of error correcting codes (ECC) is Identified which has appropriate redundancy. Redundancy is the duplication of the critical components of a system which increases the reliability of the system usually in the case of the backup or fail-safe. And it is found that Euclidean Geometry Low-Density parity check (EG-LDPC) codes have the fault secure capability. LDPC codes have a limited number of 1's in rows and columns of the matrix. So it reduces the complexity and reduces the area. Here EG-LDPC depends upon the structure of the nanomemory. Actually nanomemory architecture consists of nanowire cross wires. And the memory bit is stored at the junction of two cross wires. And the two respective nanowires of that junction are selected by two address decoders, the column address decoder and the row decoder. And adequate voltage is applied at that junction. And thus the memory bit is stored at that junction. And this EG-LDPC depends upon the number of nanowire crossbars and the junction points of the crosswires. And it can detect multiple errors occurring in both the stored codeword in memory and the surrounding circuitries.

II. FAULT TOLERANT MEMORY STRUCTURE




Fig 1. Fault tolerant memory structure

The information bits are fed into the encoder to encode the information vector, and the fault secure detector of the encoder verifies it. If the detector detects any error, the encoding operation must be redone to generate the correct codeword. The codeword is then stored in the memory. During memory access operation, the stored codewords will be accessed from the memory unit. Codewords are susceptible to transient faults while they are stored in the memory therefore a corrector unit is designed to correct errors in the retrieved codewords. Transient errors accumulate in the memory words over time. In order to avoid accumulation of too many errors in any memory word, the system must perform memory scrubbing. Memory scrubbing is the process of periodically reading memory words from the memory, correcting the errors and writing them back into the memory. To perform the periodic scrubbing operation, the normal memory access operation is stopped and the memory performs the scrub operation.




Fig 2. Structure of nanomemory core

Nano memory are based on nanowire crossbars. Here this nanowire crosswires are used to store the memory bits and a limited number of lithographic scale wires for address wires and defects. The line crossbar stores one memory bit at in each crossbar junction. To be able to write the value of each bit into a junction, the two nanowires crossing the junction must be uniquely selected and an adequate voltage must be applied to them. The nanowires can be uniquely selected through the two address decoders located on the two sides of the memory core.




Fig 3. Structure of encoder

Here the encoded bit is totally 15 bits in which 7 information bits and 8 bits are the parity check bits. c_0 to c_6 are the information bits, c_7 is the xor of i_0, i_4 and i_6 , c_8 is the xor of i_0, i_1, i_4, i_5 and i_6 , c_9 is the xor of i_0, i_1, i_2, i_4 and i_5 , c_{10} is the xor of i_1, i_2, i_3, i_5 and i_6 , c_{11} is the xor of i_0, i_2 and i_3 , c_{12} is the xor of i_1, i_3 and i_4 , c_{13} is the xor of i_2, i_4 and i_5 , c_{14} is the xor of i_3, i_5 and i_6 . Encoders are used to change a signal or data into a code. And this code serves many purposes like compressing information for transmission or storage or encrypting. And the decoder is used after the memory block and it is used to retrieve the original data or signal from the codes. And these encoder and decoder are more susceptible to the errors like soft errors and transient errors. Soft errors is the error which has only changes in data or information and it doesn't have any impact on the hardware.

III. FAULT SECURE DETECTOR AND CORRECTOR

The core of the detector operation is to generate the syndrome vector.

- 1) $(n,k,d) \rightarrow (15,7,5)$ where 'n' is the coded vector 'k' is the input and 'd' is the minimum distance. $q=n-k \Rightarrow 15-7=8$. First step is to find the generator matrix. $G=[I_k : P_{k \times q}]$ Where ' I_k ' is the unit matrix and ' $P_{k \times q}$ ' is the parity bits.
- 2) Second step is to find the parity check matrix. $H=[P^T : I_q]_{q \times n}$. Where 'H' is the parity check matrix, ' P^T ' is the transpose of the parity bits, and ' I_q ' is the unit matrix.
- 3) Third step is to find H^T .
- 4) Fourth step is to find the syndrome vector. $S=CH^T$. Where 'C' is the coded bit that s any row of the generator matrix and ' H^T ' is the transpose of the parity check matrix. And the particular row is xor ed .
- 5) Fifth step is to detect the errors. If the syndrome matrix contains all '0' s then there s no error. If there s '1' in the syndrome matrix then it indicates the presence of error and it also indicates the place where error is occurred.




Fig 4. Serial one-step majority logic corrector

One-step majority logic corrector is a fast and relatively compact error correcting technique. It is the procedure that identifies the correct value of a each bit in the codeword directly from the received codeword. General message passing error correction strategy demand multiple iterations of error diagnosis. So this one-step majority logic corrector makes the correction latency small and deterministic. This technique can be implemented in two ways. Serially to provide compact implementation. Parallely to minimize correction latency.

Corrector operation consists of two parts. Generating a specific set of linear sums of the received vector bits. Finding the majority value of the computed linear sums. The majority value indicates the correctness of the code-bit under consideration. If the majority value is 1, the bit is inverted otherwise it is kept unchanged.

We use binary sorting networks to do the sort operation. An n input sorting network is the structure that sorts a set of n bits, using 2 bit sorter building blocks. Each of the vertical lines represents one comparator which compares two bits and assigns the larger one to the top output and the smaller one to the bottom.




Fig 5. (a) Four input sorting network. (b) One comparator structure

The four input sorting networks, has five comparator blocks consists of two input gates, overall the four input sorting network consists of ten two-input gates in total. In total an eight-input majority gate implemented with sorting networks take 27 two-input gates. In two-level implementation of this majority gate takes 56 five input AND gates and one 56 input OR gate.




Fig 6. Eight input majority gate sorting network

IV.CONCLUSION

The size of the memory is decreased to nanolevel and the errors like softerrors and transient errors increases and it occurs mostly in the surrounding circuitries like encoder and decoder along with the memory. In this paper a fully fault-tolerant memory system that is capable of tolerating errors not only in the memory bits but also in the supporting logic including the ECC encoder and corrector. Here Euclidean Geometry codes are used. And it is proved that these codes are part of new subset of ECCs that has FSDs. Using these FSDs we have designed a fault-tolerant encoder and corrector, where the fault-secure detector monitors their operation. And a unified approach is presented to tolerate permanent defects and transient faults. And this unified approach reduces the area overhead.

REFERENCES

- [1] Andre Detton, Member IEEE, Deterministic Addressing of nanoscale devices assembled at sublithographic pitches. IEEE transaction on Nanotechnology, Vol.4, No.6, November 2005.
- [2] DeHon.A, "Deterministic addressing of nanoscale devices assembled at sublithographic pitches," IEEE Trans. Nanotechnol., vol. 4, no. 6, pp. 681–687, 2005.
- [3] DeHon.A, "Nanowire-based programmable architectures," ACM J. Emerging Technol. Comput. Syst., vol. 1, no. 2, pp. 109–162, 2005.
- [4] DeHon.A, S. C. Goldstein, P. J. Kuekes, and P. Lincoln, "Non-photolithographic nanoscale memory density prospects," IEEE Trans. Nanotechnol., vol. 4, no. 2, pp. 215– 228, Feb. 2005.
- [5] ITRS, "International technology roadmap for semiconductors," 2005. [Online]. Available: <http://www.itrs.net/Links/2005ITRS/Home2005.htm>.
- [6] Michael Sipser and Daniel A. Spielman, Expander Codes by, IEEE transactions on information theory, vol 42, No.6, November 1996.
- [7] TUCS Technical Report No708, August 2005. On fault tolerance techniques towards nanoscale circuits and systems.
- [8] Yu Kou and Shu Lin, University of California, Davis CA 95616. Low density parity check codes based on finite geometries..