研究文章雷竞技app下载苹果版

一个有效的使用超低电压CMOS逻辑设计的加法器

文摘

静态CMOS反相器并不缺乏瞬变期间耗散功率输入。瞬态在输入时,会有一个时期NMOS晶体管和PMOS晶体管将进行,导致短路流从供应到为一个没有负载的逆变器。CMOS电路,总功耗,包括动态和静态组件在活跃的操作模式。克服的缺点互补逆变器,ULV逆变器被用于设计。减少动态功耗大大降低电源电压。静态功耗更依赖于晶体管的阈值电压。扩展的电源电压和阈值电压降低动态功耗和静态功耗。为了实现高性能低功耗的考虑,阈值电压与电源电压。功耗取决于充电电压和电源电压。因此优化电源电压和充电电压就降低了功耗。 Ultra Low Voltage Low Power CMOS Inverter the offset voltage is scaled along with the threshold voltage. The Ultra Low Voltage Inverter is configured to low power compared to that compared to that of a complementary inverter. A complementary inverter is designed using Tanner EDA Tool. The complementary inverter is used as the basic module for the design of the full adder. The power consumed by the full adder which is designed using the complementary inverter is calculated. Similarly, the Ultra Low Voltage Inverter is designed by Tanner EDA Tool. The Ultra Low Voltage Inverter is used as the basic module for the design of the full adder. The power consumed by the full adder which is designed using the Ultra Low Voltage Inverter is calculated. The objective is to prove that the power consumed by the Ultra Low Voltage Inverter is lower than that of the complementary inverter. Thus, the Ultra Low Voltage Inverter is configured to operate at low power compared to that of the complementary inverter. The logos presented here are designed for the 90nm process using Tanner EDA Tool.

P。Premkumar, S.Nandhini

阅读全文下载全文|访问全文